

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/809,195	03/25/2004	Scott D. Willingham	1052-0012	6003	
34456	7590 06/29/2005		EXAMINER		
	LARSON & ABEL L.L	NGUYEN, LONG T			
5000 PLAZA AUSTIN, T	A ON THE LAKE STE 26 X 78746	15	ART UNIT	PAPER NUMBER	
1100111.,			2816		
			DATE MAILED: 06/20/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary		Applie	Application No. Applicant(s)					
		10/80	9,195	WILLINGHAM ET	AL.			
		Exam	ner	Art Unit				
			Nguyen	2816				
The MA Period for Reply	AILING DATE of this communi	cation appears on	the cover sheet with	the correspondence ac	Idress			
THE MAILING  - Extensions of time after SIX (6) MON  - If the period for reference in NO period for re	ED STATUTORY PERIOD FO DATE OF THIS COMMUNION e may be available under the provisions of the provisions of this common eply specified above is less than thirty (30 eply is specified above, the maximum station the set or extended period for reply of the provision of the provisio	CATION. of 37 CFR 1.136(a). In nunication. of days, a reply within the tutory period will apply a will, by statute, cause the	o event, however, may a replestatutory minimum of thirty (ind will expire SIX (6) MONTHe application to become ABAN	ly be timely filed  30) days will be considered time IS from the mailing date of this c				
Status								
1)⊠ Respons	1)⊠ Responsive to communication(s) filed on <u>02 August 2004</u> .							
2a)☐ This act	This action is FINAL. 2b)⊠ This action is non-final.							
•	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of CI	aims	•						
4a) Of th 5) ☐ Claim(s) 6) ☑ Claim(s) 7) ☐ Claim(s)								
Application Pape	rs							
9)⊠ The specification is objected to by the Examiner.								
10)⊠ The drav	))⊠ The drawing(s) filed on <u>25 March 2004</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.							
Applicant	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35	U.S.C. § 119							
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>								
Attachment(s)								
1) ⊠ Notice of Refere 2) □ Notice of Drafts:	nces Cited (PTO-892) person's Patent Drawing Review (P1	FO 048)	4) Interview Sur	mmary (PTO-413) Mail Date				
· — ·	losure Statement(s) (PTO-1449 or F	•		rmal Patent Application (PT)	O-152)			

#### **DETAILED ACTION**

## Specification

1. The specification is objected to as failing to provide proper antecedent basis for the claimed subject matter. See 37 CFR 1.75(d)(1) and MPEP § 608.01(o). Correction of the following is required: the first and second transistors are characterized as having an oxide stress voltage less than said first voltage (claims 5 and 14), and the first and second transistors are characterized as having a gate oxide thickness that is substantially a minimum thickness of an associated manufacturing process (claims 6 and 15). No new matter should be entered.

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-4, 7-9, 11-13 and 16-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Iida (USP 4,906,871).

With respect to claims 1-4, 8, 11-13, 17, 18 and 20, each of Figures 3 and 5-7 of the Iida reference shows a circuit (14), which includes: a capacitor (19) for receiving an input signal (input signal to circuit 14), a first transistor (PMOS Q5), a second transistor (NMOS Q6), an output signal (V2 in Figure 3, the output voltage of circuit 14 in Figures 5-7), and a resistor (R5 in Figure 3, Q7 in Figure 5 in which the resistor is implemented by using NMOS Q7, Q8 in Figure 6 in which the resistor is implemented by using PMOS Q8, and Q7-Q8 in Figure 7 in which the resistor is implemented by using NMOS Q7 and PMOS Q8 connected in parallel), a

Art Unit: 2816

first power supply voltage (Vcc), a second power supply voltage (Ground), wherein the input signal (input of circuit 14) having a peak-to-peak signal of a first voltage, the difference between the first and second power supply voltages equal to a second voltage (amplitude of signal voltage V2 in Figure 3, amplitude of output signal of circuit 14 in Figures 5-7), and a capacitance of the capacitor (19) is chosen such that the peak-to-peak voltage swing at the control electrodes of the first and second transistors (amplitude of signal voltage V1 in Figure 3, and amplitude of the node at the gates of Q5-Q6 in Figures 5-7) is less than or equal to the second voltage (because of the drop across feedback resistor R5 in Figure 3, Q7 and/or Q8 in Figures 5-7), see Col. 3, lines 30-46 for more detail. The Iida reference does not disclose that the amplitude of level shifter 14 is lower than the amplitude of the input signal of the circuit 14 (i.e., the second voltage is lower than the first voltage). However, it is known in the art that a level shifter is used to interface between two different circuits/systems having different amplitudes. Therefore, it would have been obvious to one having skill in the art at the time the invention was made to modify each of the circuit 14 in Figures 3 and 5-7 of the Iida reference by specifically using the input signal of the circuit 14 having an amplitude greater than the amplitude of the output signal of the circuit 14 for the purpose of interfacing between a system having a higher amplitude signal and another system having a lower amplitude signal. Note that the use a level shifter circuit to transform a higher amplitude signal into a lower amplitude signal and vice versa is depending on the needed of the circuit designer for a specific application. This is deemed to be a routine design expedients for those having ordinary skill in the art of CMOS buffer/shifter design. Thus, this modification meets all the limitations of these claims including the second voltage (amplitude of the output voltage) is less than the first voltage (amplitude of the input voltage), and a

Application/Control Number: 10/809,195

Art Unit: 2816

capacitance of the capacitor (19) is chosen such that the peak-to-peak voltage swing at the control electrodes of the first and second transistors (amplitude of signal voltage V1 in Figure 3, and amplitude of the node at the gates of Q5-Q6 in Figures 5-7) is less than or equal to the second voltage (because of the drop across feedback resistor R5 in Figure 3, Q7 and/or Q8 in Figures 5-7).

With respect to claims 9 and 19, each of the modification of circuit 14 in Figures 3 and 5-7 also shows an interconnected line (the output line of circuit 14) having a first end connected to the output terminal of the circuit (i.e., the line coupled to node V2 of circuit 14 in Figure 3, or to the output node in Figures 5-7) and a load (this is inherent because every circuit must have a load coupled thereto, e.g., the load that the circuit is driving or the downstream circuitry) connected to the second end of the interconnected line.

With respect to claims 7 and 16, the modification as discussed in claims 1 and 8 meets all of the limitations of this claim except for the first voltage is 3.5V and the second voltage is 1.2V. However, it is seen that the specific amplitude voltage of an input signal and the specific power supply voltage in a circuitry is a matter design choice for a specific application. Therefore, it would have been obvious to one having skill in the art at the time the invention was made to modify the above modification so that the input signal having the amplitude of 3.5V (i.e., the first voltage is approximately 3.5V) and the second voltage is approximately 1.2V (i.e., by using the power supply voltage of 1.2V then the second voltage having amplitude of 1.2V) for the purpose of the purpose of interfacing between a system having a 3.5V amplitude signal and another system having a 1.2V amplitude signal and also achieving a specific power consumption

Application/Control Number: 10/809,195

Art Unit: 2816

of the circuitry. Note that this is deemed to be a routine design expedients for those having ordinary skill in the art of CMOS buffer/shifter design.

4. Claims 5, 6, 14 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Iida (USP 4,906,871) in view of Guedon et al. (USP 6,864,736).

With respect to claims 6 and 15, the medication as discussed in claims 1 and 8 above meets all the limitations of these claims except that the first and second transistors having gate oxide thickness that is substantially a minimum thickness of an associated manufacturing process. However, the Guedon et al. reference teaches that a device that use only thin gate oxide transistors providing the advantage of making the device more compact. Therefore, it would have been obvious to one having skill in the art at the time the invention was made to modify the above modification by using minimum thickness of an associated manufacturing process for the first and second transistors for the purpose of reducing the space/area of the circuitry. Thus this modification meets all the limitations of claims 6 and 15.

Note that, for claims 5 and 14, because of the use of minimum gate oxide thickness, then there is no needed in stressing the gate oxide so the stress voltage of the transistors is the minimum of the associated manufacturing process, so the stress voltage of the first and second transistors is less than the first voltage. This is similar as applicant's invention.

5. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Iida (USP 4,906,871) in view of Weste et al. (Principles of CMOS VLSI Design: A Systems Perspective, 2<sup>nd</sup> edition, pages 207-213).

With respect to claim 10, the modification as discussed in claims 8 and 9 above meets all the limitations of this claim except that the load is a capacitor connected between the second end Application/Control Number: 10/809,195 Page 6

Art Unit: 2816

of the interconnected line and ground. However, the Weste et al. reference teaches that a load capacitor is connected to the output of an integrated circuit for the purpose of analyzing the rise-time, fall-time and the delay time of the integrated circuit. Therefore, it would have been obvious to one having ordinary skill in the art to modify the above modification (claims 8 and 9) by providing a load capacitor connected to the output of the circuit 14 in Figures 3 and 5-7 of lida for the purpose of analyzing the rise-time, fall-time and delay time of the circuit.

#### Conclusion

- 6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 7. Any inquiry concerning this communication or earlier communications from the examiner should be directly to Examiner Long Nguyen whose telephone number is (571) 272-1753. The Examiner can normally be reached on Monday to Thursday from 8:00am to 6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tim Callahan, can be reached at (571) 272-1740. The fax number for this group is (703) 872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <a href="http://pair-direct.uspto.gov">http://pair-direct.uspto.gov</a>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

June 27, 2005

LONG NGUYEN
PRIMARY EXAMINER